An Offset-free High linear Low Power High Speed Four-Quadrant MTL Multiplier

HoseinAli Jafari, Zahra Abbasi, Seyed Javad Azhari


In this paper a new CMOS current-mode four-quadrant analog multiplier circuit is proposed. The major advantages of this design are high linearity, high speed and low power consumption. Removing dc offset is the most important improvement in this topology. The circuit is designed with 1.8V supply voltage and is simulated using HSPICE simulator by level 49 parameters in 0.18µm standard CMOS TSMC technology. The aspect ratios of the MOSFETs are optimized using Evolutionary algorithm by MATLAB. The simulation results of this analog multiplier demonstrate a maximum linearity error of 2.6%, a THD of 1.77%, maximum power consumption of 157 µW, -3dB bandwidth of 241MHz and almost free from dc offset.


Current-Mode; Translinear; CMOS Analog Multiplier; Offset Free.


A. Naderi, A. Khoei, K. Hadidi, and H. Ghasemzadeh, “A new high speed and low power four-quadrant CMOS analog multiplier in current mode,” AEU - Int. J. Electron. Commun, vol. 63, no. 9, pp. 769–775, Sep. 2009.

N. Beyraghi, A. Khoei, and K. Hadidi, “CMOS design of a four-quadrant multiplier based on a novel squarer circuit,” Analog Integr. Circuits Signal Process, vol. 80, no. 3, pp. 473–481, Sep. 2014.

C. Popa, “Improved Accuracy Current-Mode Multiplier Circuits with Applications in Analog Signal Processing,” IEEE Trans. Very Large Scale Integr. VLSI Syst., vol. 22, no. 2, pp. 443–447, Feb. 2014.

C. Sawigun and W. A. Serdijn, “Ultra-low-power, class-AB, CMOS four-quadrant current multiplier,” Electron. Let, vol. 45, no. 10, pp. 483–484, May 2009.

C. Toumazou, F. J. Lidgey, and D. Haigh, Analogue IC design: the current-mode approach, vol. 2. Presbyterian Publishing Corp, 1990.

B. Liu et al., “Analog circuit optimization system based on hybrid evolutionary algorithms,” Integr. VLSI J., vol. 42, no. 2, pp. 137–148, Feb. 2009.

M. M. Maryan, S. J. Azhari, and M. R. Hajipour, “A simple low-power high-speed CMOS four-quadrant current multiplier,” in 2016 24th Iranian Conference on Electrical Engineering (ICEE), 2016, pp. 1471–1474.

A. J. Lopez-Martin, C. A. D. L. C. Bias, J. Ramirez-Angulo, and R. G. Carvajal, “Compact low-voltage CMOS current-mode multiplier/divider,” in Proceedings of 2010 IEEE International Symposium on Circuits and Systems, 2010, pp. 1583–1586.

N. Pisutthipong and M. Siripruchyanun, “A novel simple current-mode multiplier/divider employing only single multiple-output current controlled CTTA,” in TENCON 2009 - 2009 IEEE Region 10 Conference, 2009, pp. 1–4.

M. B. Machado, A. I. A. Cunha, C. G. Montoro, and M. C. Schneider, “Trans conductance-based CMOS analog multiplier,” in 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference, 2008, pp. 367–370.

P. Prommee, M. Somdunyakanok, M. Kumngern, and K. Dejhan, “Single Low-Supply Current-mode CMOS Analog Multiplier Circuit,” in 2006 International Symposium on Communications and Information Technologies, 2006, pp. 1101–1104.

M. Gravati, M. Valle, G. Ferri, N. Guerrini, and N. Reyes, “A novel current-mode very low power analog CMOS four quadrant multiplier,” in Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005. 2005, pp. 495–498.

Full Text: PDF

DOI: 10.28991/ijse-01115


  • There are currently no refbacks.

Copyright (c) 2017 HoseinAli Jafari, Zahra Abbasi, Seyed Javad Azhari